



UNITED STATES PATENT AND TRADEMARK OFFICE

Doh
UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/614,067	07/03/2003	Glen J. Leedy	ELM-2 DIV .6	8117
1473	7590	03/13/2006	EXAMINER	
FISH & NEAVE IP GROUP ROPES & GRAY LLP 1251 AVENUE OF THE AMERICAS FL C3 NEW YORK, NY 10020-1105			PERKINS, PAMELA E	
			ART UNIT	PAPER NUMBER
			2822	

DATE MAILED: 03/13/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	10/614,067	LEEDY, GLEN J.	
	Examiner	Art Unit	
	Pamela E. Perkins	2822	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 21 December 2005.
 2a) This action is FINAL. 2b) This action is non-final.
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 88-167 is/are pending in the application.
 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
 5) Claim(s) 88-145 is/are allowed.
 6) Claim(s) 146-148, 150-154, 156-158, 160-164, 166 and 167 is/are rejected.
 7) Claim(s) 149, 155, 159 and 165 is/are objected to.
 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ . |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ . | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| | 6) <input type="checkbox"/> Other: _____ . |

DETAILED ACTION

This office action is in response to the filing of the amendment on 21 December 2005. Claims 88-167 are pending; claims 1-88 have been previously cancelled.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 146-148, 150-154, 156-158, 160-164, 166 and 167 are rejected under 35 U.S.C. 103(a) as being unpatentable over Faris (5,786,629) in view of Wojnarowski (5,324,687).

Referring to claims 146 and 156, Faris discloses an integrated circuit structure including a plurality of semiconductor dice (2), each die having an integrated circuit (6) formed thereon, the dice (2) being stacked in layers, wherein at least one of the plurality of dice is substantially flexible; and between adjacent dice, a bonding layer (17) bonding together the adjacent dice, the bonding layer bonding first and second substantially planar adjacent surfaces of the adjacent dice (Fig. 4; col. 6, lines 12-27; col. 7, lines 1-12; col. 8, lines 1-7). Faris does not disclose at least one or more portions of the bonding layer being located other than at the edges of the adjacent dice.

Wojnarowski discloses circuitry comprising a plurality of substrates (10, 30) having integrated circuits (12, 14) formed thereon (Fig. 3; col. 5, lines 25- 53), wherein

at least one of the plurality of substrates is a substantially flexible substrate (Fig. 7; col. 8, lines 10-38); and between adjacent substrates (10, 30), a bonding layer (28) bonding together the adjacent substrates (10, 30), the bonding layer (28) being formed by bonding first and second substantially planar surfaces having a bond-forming material throughout a majority of the surface area thereof, wherein at least one or more portions of the bonding layer being located other than at the edges of the adjacent dice (Fig. 3; col. 5, lines 36-66).

Since Faris and Wojnarowski are both from the same field of endeavor, an integrated circuit device, the purpose disclosed by Wojnarowski would have been recognized in the pertinent art of Faris. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Faris by at least one or more portions of the bonding layer being located other than at the edges of the adjacent dice as taught by Wojnarowski to product flexible circuit packages or modules (col. 1, lines 62-65).

Referring to claims 147 and 157, Wojnarowski discloses at least one of the pluralities of integrated circuit substrates is formed with a low stress dielectric (Fig. 1; col. 4, lines 12-38). It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Faris by at least one of the plurality of integrated circuit substrates is formed with a low stress dielectric as taught by Wojnarowski to product flexible circuit packages or modules (col. 1, lines 62-65).

Referring to claims 148 and 158, Faris does not disclose the low stress dielectric is at least one of a silicon dioxide dielectric and caused to have stress of about 5×10^8

Art Unit: 2822

dynes/cm² or less. It would have been obvious to one having ordinary skill in the art at the time invention was made to have the low stress dielectric is at least one of a silicon dioxide dielectric and caused to have stress of about 5×10^8 dynes/cm² or less disclosed in the claimed invention, since it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only routine skill in the art. *In re Aller*, 105 USPQ 233 (CCPA 1955).

Referring to claims 150 and 162, Faris discloses wherein at least one of the plurality of dice has a substrate, wherein at least one of a major portion of the substrate is removed and a major portion of the substrate is able to be removed while retaining the structural integrity of the integrated circuit formed on the substrate (col. 6, lines 12-27).

Referring to claim 151, Faris discloses wherein at least one of the pluralities of dice a substantially rigid substrate having a first thickness (col. 6, lines 12-27).

Referring to claim 152, Faris discloses wherein at least one of the plurality of dice has a second thickness, wherein the second thickness is substantially less than the first thickness (col. 6, lines 12-27).

Referring to claims 153 and 163, Faris discloses forming at least one of interconnects between adjacent bonded surfaces of adjacent dice and wire interconnects formed between the dice (col. 5, lines 15-22; col. 7, lines 31-44).

Referring to claims 154 and 164, Faris discloses performing information processing on data routed between any two of the plurality of dice (col. 4, lines 51-65).

Referring to claim 160, Faris discloses the substrate having circuitry formed thereon (col. 7, lines 45-67).

Referring to claim 161, Faris discloses the substrate is formed from a non-semiconductor material (col. 3, lines 29-38).

Referring to claim 162, Wojnarowski discloses wherein the die has a substrate, wherein at least one of a major portion of the substrate of the die is removed and a major portion of the die is able to be removed while retaining the structural integrity of the integrated circuit formed on the die (Fig. 1 & 2; col. 5, lines 37-53).

Referring to claims 166 and 167, Wojnarowski discloses wherein the bond location is substantially close to the center of the semiconductor die (adjacent dice) (Fig. 3; col. 5, line 67 thru col. 6, line 9).

Allowable Subject Matter

Claims 149, 155, 159 and 165 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is a statement of reasons for the indication of allowable subject matter: prior art does not anticipate, teach, or suggest the stress of the low stress dielectric is tensile; and at least one of the substrate and die having at least one of polycrystalline active circuitry formed thereon, die has reconfiguration circuitry formed thereon and passive circuitry formed thereon.

Claims 88-145 are allowed.

The following is an examiner's statement of reasons for allowance: referring to claim 88, prior art does not anticipate, teach, or suggest circuitry where a plurality of monolithic substrates have integrated circuits formed thereon and stacked in layers such that each layer comprises only one of the substrates, wherein at least one of the plurality of substrates is a substantially flexible substrate.

Referring to claim 97, prior art does not anticipate, teach or suggest an integrated circuit structure where a first substrate has a first surface; and a second substrate bonded to the first surface of the first substrate to form conductive paths between the first substrate and the second substrate wherein the second substrate is a substantially flexible monolithic monocrystalline semiconductor substrate having active circuitry formed thereon.

Referring to claim 101, prior art does not anticipate, teach or suggest a stacked integrated circuit where a plurality of integrated circuit substrates have formed on corresponding surfaces thereof complementary patterns of a material bondable using thermal diffusion bonding, wherein at least one of the plurality of substrates is a substantially flexible monolithic integrated circuit substrate.

Response to Arguments

Applicant's arguments with respect to claims 146-148, 150-154, 256-158, 160-164, 166 and 167 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Clifton (RE37,673), Clifton et al. (5,480,842) and Flesher et al. (5,733,814) all disclose flexible circuits.

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Pamela E. Perkins whose telephone number is (571) 272-1840. The examiner can normally be reached on Monday thru Friday, 8:30am to 5:00pm.

Art Unit: 2822

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Zandra Smith can be reached on (571) 272-2429. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

PEP



Zandra V. Smith
Supervisory Patent Examiner
4 March 2006